JCI-日立

Samsung Electronics Develops Industry’s First 12-Layer 3D-TSV Chip Packaging Technology

2019-10-09
The new technology allows for the stacking of 12 DRAM chips using more than 60,000 TSV holes, while maintaining the same thickness as current 8-layer chips
 
To view the complete content, please log in.
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
JARN
U.S. VRF Report